



















Datasheet

AUO P420HVN03.0

UP-02-076

The information contained in this document has been carefully researched and is, to the best of our knowledge, accurate. However, we assume no liability for any product failures or damages, immediate or consequential, resulting from the use of the information provided herein. Our products are not intended for use in systems in which failures of product could result in personal injury. All trademarks mentioned herein are property of their respective owners. All specifications are subject to change without notice.



Model Name: P420HVN03.0

Issue Date: 2013/12/25

() Preliminary Specifications

(*) Final Specifications

Customer Signature	Date	AUO	Date
Approved By		Approval By PM Director Kelly Kao	<i>*</i>
Note		Reviewed By Project Leader Alex Chen	TED TO
		Prepared By PM By	₹\$



Contents

No		
		CONTENTS
		RECORD OF REVISIONS
1		GENERAL DESCRIPTION
2		ABSOLUTE MAXIMUM RATINGS
3		ELECTRICAL SPECIFICATION
	3-1	ELECTRIACL CHARACTERISTICS
	3-2	INTERFACE CONNECTIONS
	3-3	SIGNAL TIMING SPECIFICATION
	3-4	SIGNAL TIMING WAVEFORM
	3-5	COLOR INPUT DATA REFERENCE
	3-6	POWER SEQUENCE
	3-7	BACKLIGHT SPECIFICATION
4		OPTICAL SPECIFICATION
5		MECHANICAL CHARACTERISTICS
6		RELIABILITY TEST ITEMS
7		INTERNATIONAL STANDARD
	7-1	SAFETY
	7-2	EMC
8		PACKING
	8-1	DEFINITION OF LABEL
	8-2	PACKING METHODS
	8-3	PALLET AND SHIPMENT INFORMATION
9		PRECAUTION
	9-1	MOUNTING PRECAUTIONS
	9-2	OPERATING PRECAUTIONS
	9-3	ELECTROSTATIC DISCHARGE CONTROL
	9-4	PRECAUTIONS FOR STRONG LIGHT EXPOSURE
	9-5	STORAGE
	9-6	HANDLING PRECAUTIONS FOR PROTECT FILM



Record of Revision

Version	Date	Page	Description
0.0	2011/11/22		First release
0.1	2012/03/05	11	Modify 3.2 Interface Connections LVDS pin 6 define
		20	Modify pin 13 description
		27	Modify rear view drawing
		25	Add 5.1 placement suggestions
1.0	2012/06/07	25	Modify 5.1 placement suggestions
		29	Update 7.1 safety version
		11	Modify 3.2 Interface Connections LVDS pin 6 define
		27	Cover width of T-con board marked on 2D drawing
		27	Update screw depth of side mount on 2D drawing
		13	Remove LVDS Option of 8 bit for NS
1.1	2012/07/18	11	Modify 3.2 Interface Connections :Pin 5 : LVDS 8/10bit Input Selection
		30	Modify 8.1 packing label: TUV label version update
1.2	2012/7/20	13	Add LVDS 8 bit cycle diagram for NS mapping
1.3	2013/5/1	22	Response time unit(Ms→ms)
1.4	2013/5/16	All	Page bottom AUO Optronics(remove "O")
		11	3.2 LVDS connector add "or compatible"
		29	Add "-1" in section 7.1 (3), ex: EN 60950-1
1.5	2013/5/22	33	9.2(4)Brightness of CCFL depends on the temperature
1.5	2013/3/22	JJ	→ Brightness of LED depends on the temperature
1.6	2013/7/17	6	Update Power Supply Input Current and timing
1.7	2013/7/26	26,27	Update drawing
1.8	2013/9/24	32	Update Pallet and Shipment Information
1.9	2013/11/6	33	Remove 9.2(1)The device listed in the product specification
2.0	2013/12/25	6	Power Supply Input Current 0.99(typ), 1.19(max)
		14	Add Note 1,2,3,4
		14	Vertical Section Period(min)=1100, Blanking=20; Clock(min)=53
			<u></u>
			\sim
		5	



1. General Description

This specification applies to the 42.0 inch Color TFT-LCD Module P420HVN03.0. This LCD module has a TFT active matrix type liquid crystal panel 1,920x1,080 pixels, and diagonal size of 42.0 inch. This module supports 1,920x1,080 mode. Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is determined with a 8-bit gray scale signal for each dot.

The P420HVN03.0 has been designed to apply the 8/10-bit selectable 2 channel LVDS interface method. It is intended to support displays where narrow bezel width, long life, wide viewing angle, high color saturation, and high color depth are very important.

* General Information

Items	Specification	Unit	Note
Active Screen Size	42.02	inch	4
Display Area	930.24(H) x 523.26(V)	mm	
Outline Dimension	958.2(H) x 551.1(V) x 27(D)	mm	[1]
Driver Element	a-Si TFT active matrix		5
Bezel Opening	938.6 (H) x 531.5 (V)	mm	
Display Colors	1073M	Colors	
Number of Pixels	1,920x1,080	Pixel	,C
Pixel Pitch	0.4845 (H) x 0.4845 (W)	mm	
Pixel Arrangement	RGB vertical stripe	7	
Display Operation Mode	Normally Black		
Surface Treatment	Anti-Glare, 3H	5	Haze=11%
Display Orientation	Portrait/Landscape Enable	Y	[2]

Note:

[1] 27mm is from front panel to driver board cover and 9.9 mm is from front panel to chassis

[2]: During landscape orientation, the control board should be located on the lower side.



Absolute Maximum Ratings

The followings are maximum values which, if exceeded, may cause faulty operation or damage to the unit


Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	Vcc	-0.3	14	[Volt]	Note 1
Input Voltage of Signal	Vin	-0.3	4	[Volt]	Note 1
BLU Input Voltage	VDDB	-0.3	28	V_{DC}	Note 1
BLU on/off Control Voltage	V_{BLON}	-0.3	7	V_{DC}	Note 1
BLU Brightness Control Voltage	Vdim	-0.3	7	V_{DC}	Note 1
Operating Temperature	TOP	0	+50	[°C]	Note 2
Operating Humidity	HOP	10	90	[%RH]	Note 2
Storage Temperature	TST	-20	+60	[°C]	Note 2
Storage Humidity	HST	10	90	[%RH]	Note 2
Panel Surface Temperature	PST		65	[°C]	Note 3

Note 1: Duration:50 msec.

Note 2: Maximum Wet-Bulb should be 39 and No condensation.

The relative humidity must not exceed 90% non-condensing at temperatures of 40 or less. At temperatures greater than 40 , the wet bulb temperature must not exceed 39 .

Note 3: Surface temperature is measured at 50 Dry condition





3. Electrical Specification

The P420HVN03.0 requires two power inputs. One is employed to power the LCD electronics and to drive the TFT array and liquid crystal. The other is to power Backlight Unit.

3.1 Electrical Characteristics

3.1.1: DC Characteristics

	Parameter	Cumbal		Value		Unit	Note
	Farameter	Symbol	Min.	Тур.	Max	Unit	Note
LCD							40
Power Su	pply Input Voltage	V_{DD}	10.8	12	13.2	V_{DC}	2
Power Su	pply Input Current	I _{DD}	I	0.99	1.19	Α	1
Inrush Cu	rrent	I _{RUSH}	1		4	A	2
Permissib	le Ripple of Power Supply Input Voltage	V_{RP}	-		V _{DD} * 5%	mV_{pk-pk}	3
	Input Differential Voltage	V_{ID}	200	400	600	mV_{DC}	4
LVDS	Differential Input High Threshold Voltage	V_{TH}	+100		+300	mV_{DC}	4
Interface	Differential Input Low Threshold Voltage	V _{TL}	-300		-100	mV_{DC}	4
	Input Common Mode Voltage	V _{ICM}	1.1	1.25	1.4	V_{DC}	4
CMOS Input High Threshold Voltage		V _{IH} (High)	2.7	@	3.3	V_{DC}	5
Interface Input Low Threshold Voltage		V _{IL} (Low)	0	145	0.6	V_{DC}	5
Backlight	Power Consumption(Refer to Section: 3.7)	P_{BL}		82.2	87.4	Watt	



3.1.2: AC Characteristics


	Parameter	Symbol		Value		Unit	Note
	i arameter	Symbol	Min.	Тур.	Max	Offic	Note
	Input Channel Pair Skew Margin	t _{SKEW (CP)}	-500		+500	ps	6
LVDS	Receiver Clock : Spread Spectrum Modulation range	Fclk_ss	Fclk -3%		Fclk +3%	MHz	7
Interface	Receiver Clock : Spread Spectrum Modulation frequency	Fss	30		200	KHz	7
	Receiver Data Input Margin Fclk = 85 MHz Fclk = 65 MHz	tRMG	-0.4 -0.5		0.4 0.5	ns	8

Note:

- 1. Test Condition:
 - (1) $V_{DD} = 12.0V$
 - (2) Fv = 60Hz
 - (3) Fclk= Max freq. 82MHz
 - (4) Temperature = 25
 - (5) Typ. Input current : White Pattern

Max. Input current: Heavy loading pattern defined by AUO


2. Measurement condition: Rising time = 400us



- 3. Test Condition:
 - (1) The measure point of V_{RP} is in LCM side after connecting the System Board and LCM.
 - (2) Under Max. Input current spec. condition.




4. $V_{ICM} = 1.25V$






- 5. The measure points of V_{IH} and V_{IL} are in LCM side after connecting the System Board and LCM.
- 6. Input Channel Pair Skew Margin.



Note: x = 0, 1, 2, 3, 4


7. LVDS Receiver Clock SSCG (Spread spectrum clock generator) is defined as below figures.





8. Receiver Data Input Margin

Parameter	Symbol		Rating		Unit	Note
Farameter	Symbol	Min	Туре	Max	Offic	Note
Input Clock Frequency	Fclk	Fclk (min)		Fclk (max)	MHz	T=1/Fclk
Input Data Position0	tRIP1	- tRMG	0	[tRMG]	ns	
Input Data Position1	tRIP0	T/7- tRMG	T/7	T/7+ tRMG	ns	
Input Data Position2	tRIP6	2T/7- tRMG	2T/7	2T/7+ tRMG	ns	
Input Data Position3	tRIP5	3T/7- tRMG	3T/7	3T/7+ tRMG	ns	
Input Data Position4	tRIP4	4T/7- tRMG	4T/7	4T/7+ tRMG	ns	
Input Data Position5	tRIP3	5T/7- tRMG	5T/7	5T/7+ tRMG	ns	
Input Data Position6	tRIP2	6T/7- tRMG	6T/7	6T/7+ tRMG	ns	40





3.2 Interface Connections

LCD connector: FI-RE51S-HF (JAE, LVDS connector) or compatible


PIN	Symbol	Description	PIN	Symbol	Description
4	N.C	No connection	90	N.C	No connection
1	N.C.	(for AUO test only. Do not connect)	26	N.C.	(for AUO test only. Do not connect)
	N. C	No connection	27	N C	No connection
2	N.C.	(for AUO test only. Do not connect)	27	N.C.	(for AUO test only. Do not connect)
3	N.C.	No connection	28	CH3 0	LVDS Channel 2, Signal 0-
3	N.C.	(for AUO test only. Do not connect)	20	CH2_0-	LVDS Charmer 2, Signal 0-
4	N.C.	No connection	29	CH3 UT	IVDS Channal 2 Signal 0+
4	N.C.	(for AUO test only. Do not connect)	29	CH2_0+	LVDS Channel 2, Signal 0+
		LVDS 8/10bit Input Selection			
5	BITSEL.	Low(GND): 8bits	30	CH2_1-	LVDS Channel 2, Signal 1-
		Open/High(3.3V): 10bits			0'
6	N.C.	No Connection	31	CH2_1+	LVDS Channel 2, Signal 1+
_	1)/D0_0EI	Open/High(3.3V) for NS,	00	0110.0	11/D0 0h 10 0im -10
7	LVDS_SEL	Low(GND) for JEIDA	32	CH2_2-	LVDS Channel 2, Signal 2-
8	N.C.	No connection	33	CH2_2+	LVDS Channel 2, Signal 2+
9	N.C.	No connection	34	GND	Ground
10	N.C.	No connection	35	CH2_CLK-	LVDS Channel 2, Clock -
11	GND	Ground	36	CH2_CLK+	LVDS Channel 2, Clock +
12	CH1_0-	LVDS Channel 1, Signal 0-	37	GND	Ground
13	CH1_0+	LVDS Channel 1, Signal 0+	38	CH2_3-	LVDS Channel 2, Signal 3-
14	CH1_1-	LVDS Channel 1, Signal 1-	39	CH2_3+	LVDS Channel 2, Signal 3+
15	CH1_1+	LVDS Channel 1, Signal 1+	40	CH2_4-	LVDS Channel 2, Signal 4-
16	CH1_2-	LVDS Channel 1, Signal 2-	41	CH2_4+ 🜙	LVDS Channel 2, Signal 4+
47	0114 0	1)/D0 Oh assaul 4 Oissaul 0:	10	N O	No connection
17	CH1_2+	LVDS Channel 1, Signal 2+	42	N.C.	(for AUO test only. Do not connect)
18	GND	Ground	43	N.C.	No connection
19	CH1_CLK-	LVDS Channel 1, Clock -	44	GND	Ground
20	CH1_CLK+	LVDS Channel 1, Clock +	45	GND	Ground
21	GND	Ground	46	GND	Ground
22	CH1_3-	LVDS Channel 1, Signal 3-	47	N.C.	No connection
23	CH1_3+	LVDS Channel 1, Signal 3+	48	V_{DD}	Power Supply, +12V DC Regulated
24	CH1_4-	LVDS Channel 1, Signal 4-	49	V_{DD}	Power Supply, +12V DC Regulated
25	CH1_4+	LVDS Channel 1, Signal 4+	50	V_{DD}	Power Supply, +12V DC Regulated
		200	51	V_{DD}	Power Supply, +12V DC Regulated

Note: N.C. : please leave this pin unoccupied. It can not be connected by any signal (Low/GND/High).




LVDS Option for 10bit

LVDS Option = High/Open→NS



Note: x = 1, 2, 3, 4...


LVDS Option = Low→JEIDA



Note: x = 1, 2, 3, 4...




LVDS Option for 8bit LVDS Option = High/Open→NS



Note: x = 1, 2, 3, 4...

LVDS Option = Low→JEIDA



Note: x = 1, 2, 3, 4...



3.3 Signal Timing Specification

This is the signal timing required at the input of the user connector. All of the interface signal timing should be satisfied with the following specifications for its proper operation.

Timing Table (DE only Mode)


Signal	Item	Symbol	Min.	Тур.	Max	Unit
	Period	Tv	1100	1125	1480	Th
Vertical Section	Active	Tdisp (v)				
	Blanking	Tblk (v)	20	45	400	Th
	Period	Th	1030	1100	1325	Tclk
Horizontal Section	Active	Tdisp (h)		960		
	Blanking	Tblk (h)	70	140	365	Tclk
Clock	Frequency	Fclk=1/Tclk	53	74.25	82	MHz
Vertical Frequency	Frequency	Fv	47	60	63	Hz
Horizontal Frequency	Frequency	Fh	60	67.5	73	KHz

Notes:

- (1) Display position is specific by the rise of DE signal only.
 Horizontal display position is specified by the rising edge of 1st DCLK after the rise of 1st DE, is displayed on the left edge of the screen.
- (2)Vertical display position is specified by the rise of DE after a "Low" level period equivalent to eight times of horizontal period. The 1st data corresponding to one horizontal line after the rise of 1st DE is displayed at the top line of screen.
- (3)If a period of DE "High" is less than 1920 DCLK or less than 1080 lines, the rest of the screen displays black.
- (4)The display position does not fit to the screen if a period of DE "High" and the effective data period do not synchronize with each other.



3.4 Signal Timing Waveforms





3.5 Color Input Data Reference

3.5.1: LVDS Option for 8bit

The brightness of each primary color (red, green and blue) is based on the 8 bit gray scale data input for the color; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.

COLOR DATA REFERENCE

											I	npu	t Co	olor	Data	3									
	Color				RI	ΞD							GRI	EEN							BL	UE			
	00101	MS	В					LS	SB	MS	В					LS	BB	MS	В					LS	3B
		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	B7	B6	В5	B4	ВЗ	B2	В1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	4	1	1	1
Color	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	RED(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(001)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R															\	1									
	RED(254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
G												N	-/												
	GREEN(254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	GREEN(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	BLUE(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BLUE(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
В								×																	
	BLUE(254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	BLUE(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1



3.5.2: LVDS Option for 10bit

The brightness of each primary color (red, green and blue) is based on the 10 bit gray scale data input for the color; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.


COLOR DATA REFERENCE

		Input Color Data																													
	Color					RE	ΞD								(GRI	ΞEΝ	l				BLUE									
	00101	MS	В							L	SB	MS	SB							LS	SB	MS	B							C.	SB
		R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	G9	G8	G7	G6	G5	G4	G3	G2	G1	G0	В9	B8	В7	В6	B5	В4	ВЗ	B2	В1	В0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1023)	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1023)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0 (0	0	0	0	0
	Blue(1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	RED(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(001)	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0,	0	0	0	0	0	0	0	0	0	0	0
R					ļ															Ş								<u></u>			
	RED(1022)	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(1023)	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0<	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
G					ļ										٨	8	/														
	GREEN(1022)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0
	GREEN(1023)	0	0	0	0	0	0	0	0	0	0	1	1	1	<i>)</i> 1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	BLUE(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BLUE(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
В					ļ																										
	BLUE(1022)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0
	BLUE(1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1



3.6 Power Sequence for LCD

3.6.1: AUO specification



Developed		Huit		
Parameter	Min.	Type.	Max.	Unit
t1	0.4		30	ms
t2	0.1		50	ms
t3	450		-6	ms
t4	0 ^{*1}			ms
t5	0			ms
t6			*2	ms
t7	500	6		ms
t8	10 ^{*3}	5	50	ms
t9	0	O ₂		ms

Note:

- (1) t4=0: concern for residual pattern before BLU turn off.
- (2) t6 : voltage of VDD must decay smoothly after power-off. (customer system decide this value)
- (3) When CMOS Interface signal is N.C. (no connection), opened in Transmitted end, t8 timing spec can be negligible.



3.7 Backlight Power Specification for LCD Modules

The backlight unit contains 2pcs of light bar.

3.7.1 Life Time information

Item	Min	Тур	Max	Unit	Note
Operating Life Time	50,000	-	-	Hour	1

Note (1) The value is defined as the time at which brightness is 50% of its original value.

Operating condition: Ta =25±2°c

3.7.2. Electrical specification

	liana	Symbol		Candition		Spec		l lmit	Note
	Item	Syn	IDOI	Condition	Min	Тур	Max	Unit	Note
1	Input Voltage	VD	DB	-	22.8	24	25.2	VDC	0
2	Input Current	I _D	DB	VDDB=24V	ı	3.43	3.64	ADC	1
3	Input Power	P	DDB	VDDB=24V	-	82.2	87.4	W	1
4	Inrush Current	I _{RL}	JSH	VDDB=24V	-	-	7	Apeak	2
5	Control oignal voltage	W	Hi Low	VDDB=24V	2	-	5.5	∨DC	-
5	Control signal voltage	V_{Signal}		VDDD-24V	0	-	0.8	VDC	3
6	Control signal current	I _{Siç}	gnal	VDDB=24V	-	-	1.5	mA	-
7	External PWM Duty ratio (input duty ratio)	D_E	PWM	VDDB=24V	0	, <u>, , , , , , , , , , , , , , , , , , </u>	100	%	4
8	External PWM Frequency	F_EF	PWM	VDDB=24V	90	180	240	Hz	4
9	DET status signal	DET	HI		Ope	en Colle	ctor	VDC	5
9	DET status signal	DET	Lo	VDDB=24V	So	-	0.8	VDC	5
10	Input Impedance	R	in	VDDB=24V	300			Kohm	-

Note 1: Dimming ratio= 100%, (Ta=25±5 , Turn on for 45minutes)

Note 2: MAX input current at all operating mode, measurement condition Rising time = 20ms (VDDB: 10%~90%)

Note 3: When BLU off (VDDB = 24V , VBLON = 0V) , IDDB (max) = 0.1A

Note 4: Less than 5% dimming control is functional well and no backlight shutdown happened

Note 5: Normal: 0~0.8V; Abnormal: Open collector



3.7.3 Input Pin Assignment

CN3: CI0114M1HRL-NH (Cvilux)

Pin	Symbol	Description
1	VDDB	Operating Voltage Supply, +24V DC regulated
2	VDDB	Operating Voltage Supply, +24V DC regulated
3	VDDB	Operating Voltage Supply, +24V DC regulated
4	VDDB	Operating Voltage Supply, +24V DC regulated
5	VDDB	Operating Voltage Supply, +24V DC regulated
6	BLGND	Ground and Current Return
7	BLGND	Ground and Current Return
8	BLGND	Ground and Current Return
9	BLGND	Ground and Current Return
10	BLGND	Ground and Current Return
11	DET	BLU status detection: Normal : 0~0.8V ; Abnormal : Open collector (Recommend Pull high R > 10K, VDD = 3.3V)
12	VBLON	BLU On-Off control: High/Open (2~5.5V): BL On; Low (0~0.8V/GND): BL Off
13	NC	NC
14	PDIM(*)	External PWM (0%~100% Duty, open for 100%)

(Note*)


PWM Dimming range:




- IF External PWM function less than 5% dimming ratio, Judge condition as below:
- (1) Backlight module must be lighted ON normally.
- (2) All protection function must work normally.
- (3)Uniformity and flicker could not be guaranteed



3.7.4 Power Sequence for Backlight



Dip condition for Inverter




Doromotor		Units		
Parameter	Min	Тур	Max	Offics
T1	20	- 7	-	ms
T2	500	- 5	-	ms
T3 (Normal)	250	ζ _/ Θ [*]	-	ms
T4	0	-	-	ms
T5	1		-	ms
T6	- (2	-	10	ms



4. Optical Specification

Optical characteristics are determined after the unit has been 'ON' and stable for approximately 45 minutes in a dark environment at 25°C. The values specified are at an approximate distance 50cm from the LCD surface at a viewing angle of φ and θ equal to 0°.

Fig.1 presents additional information concerning the measurement equipment and method.



Doromotor	Cymahal		Values		Unit	Notes
Parameter	Symbol	Min.	Тур.	Max	Onii.	
Contrast Ratio	CR	3200	4000	``	5	1
Surface Luminance (White)	L _{WH}	560	700	>	cd/m ²	2
Luminance Variation	δ _{WHITE(9P)}			1.33		3
Response Time (G to G)	Тү		8	,C)	ms	4
Color Gamut	NTSC		72	15	%	
Color Coordinates				7		
Red	R _X		0.630			
	R _Y		0.330			
Green	G _X		0.320			
	G _Y	Typ0.03	0.620	Tvn 10.02		
Blue	B _X	тур0.03	0.150	Typ.+0.03		
	B _Y	.0,	0.040			
White	W _X	10	0.280			
	W _Y		0.290			
Viewing Angle	×	0				5
x axis, right(φ=0°)	$\theta_{\rm r}$		89		degree	
x axis, left(φ=180°)	θι		89		degree	
y axis, up(φ=90°)	θ_{u}		89		degree	
y axis, down (φ=270°)	θ_d		89		degree	



Note:

1. Contrast Ratio (CR) is defined mathematically as:

Contrast Ratio=
$$\frac{\text{Surface Luminance of L}_{on5}}{\text{Surface Luminance of L}_{off5}}$$

- 2. Surface luminance is luminance value at point 5 across the LCD surface 50cm from the surface with all pixels displaying white. From more information see FIG 2. L_{WH}=Lon5 where Lon5 is the luminance with all pixels displaying white at center 5 location.
- 3. The variation in surface luminance, $\delta WHITE$ is defined (center of Screen) as:

$$\delta_{WHITE(9P)}\text{= Maximum}(L_{on1},\,L_{on2},\ldots,L_{on9})/\,\,Minimum(L_{on1},\,L_{on2},\ldots L_{on9})$$

4. Response time T is the average time required for display transition by switching the input signal for five luminance ratio (0%,25%,50%,75%,100%) brightness matrix) and is based on F_v =60Hz to optimize.

Me	asured			Target		
Response Time		0%	25%	50%	75%	100%
	0%		0% to 25%	0% to 50%	0% to 75%	0% to 100%
	25%	25% to 0%		25% to 50%	25% to 75%	25% to 100%
Start	50%	50% to 0%	50% to 25%		50% to 75%	50% to 100%
	75%	75% to 0%	75% to 25%	75% to 50%	7	75% to 100%
	100%	100% to 0%	100% to 25%	100% to 50%	100% to 75%	

T is determined by 10% to 90% brightness difference of rising or falling period. (As illustrated)

The response time is defined as the following figure and shall be measured by switching the input signal for "any level of grey(bright)" and "any level of gray(dark)".









FIG. 2 Luminance





5. Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For more information see FIG3.

FIG.3 Viewing Angle





5. Mechanical Characteristics


The contents provide general mechanical characteristics for the model P420HVN03.0. In addition the figures in the next page are detailed mechanical drawing of the LCD.

Item		Dimension	Unit	Note
	Horizontal	958.2	mm	
Outline Dimension	Vertical	551.10	mm	
Outline Dimension	Depth (Dmin)	9.9	mm	to rear
	Depth (Dmax)	26.65	mm	to wall mount
Weight	950	00	g	05

5.1 Placement Suggestions


1. Landscape Mode: The default placement is T-Con Side on the bottom side and the image is shown upright via viewing from the front.

Landscape (Front view)




2. Portrait Mode: The default placement is that T-Con side has to be placed on the left side via viewing from the front.

Portrait (Front view)






Front View





Back View





6. Reliability Test Items

	Test Item	Q'ty	Condition
1	High temperature storage test	3	60 , 500hrs
2	Low temperature storage test	3	-20 , 500hrs
3	High temperature operation test	3	50 , 500hrs
4	Low temperature operation test	3	-5 , 500hrs
5	Vibration test (non-operation)	3	Wave form: random Vibration level: 1.0G RMS Bandwidth: 10-300Hz, Duration: X, Y, Z 10min One time each direction
6	Shock test (non-operation)	3	Shock level: 50G Waveform: half since wave, 11ms Direction: ±X, ±Y, ±Z, One time each direction
7	Vibration test (With carton)	1(PKG)	Random wave (1.05G RMS, 10-200Hz) 10mins/ Per each X,Y,Z axes
8	Drop test (With carton)	1(PKG)	Height: 25.4cm (ASTMD4169-I) Front->Rear->Left->Right->Bottom->Bottom (refer ASTM D 5276)



7. International Standard

7.1 Safety

- (1) UL 60950-1; 2007, Standard for Safety of Information Technology Equipment Including electrical Business Equipment.
- (2) IEC 60950-1: 2005; Standard for Safety of International Electrotechnical Commission
- (3) EN 60950-1 : 2006+A11; European Committee for Electrotechnical Standardization (CENELEC), EUROPEAN STANDARD for Safety of Information Technology Equipment Including Electrical Business Equipment.

7.2 EMC

- (1) ANSI C63.4 "Methods of Measurement of Radio-Noise Emissions from Low-Voltage Electrical and Electrical Equipment in the Range of 9kHz to 40GHz. "American National standards Institute(ANSI), 1992
- (2) C.I.S.P.R "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." International Special committee on Radio Interference.
- (3) EN 55022 "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." European Committee for Electrotechnical Standardization. (CENELEC), 1998




8. Packing

8-1 DEFINITION OF LABEL:

A. Panel Label:





Green mark description

- (1) For Pb Free Product, AUO will add for identification.
- (2) For RoHs compatible products, AUO will add RoHS for identification.


Note: The green Mark will be present only when the green documents have been ready by AUO internal green team. (definition of green design follows the AUO green design checklist.)

B. Carton Label:






8-2 PACKING METHODS:





8-3 Pallet and Shipment Information

	Itom	Specification (tem				
	nem	Qty.	Dimension	Weight (kg)	Packing Remark	
4	Dealine DOV	400000000	4050/1 *500/\4\/*640/11\	00.00		
	Packing BOX	10pcs/box	1050(L)*560(W)*640(H)	99.66		
2	Pallet	1	1150(L)*1070(W)*132(H)	14.5		
3	Boxes per Pallet		2 boxes/pallet			
4	Panels per Pallet					
	Pallet after packing	20	1150(L)*1070(W)*772(H)	213.82		



單棧 pallet 打棧示意圖
Single pallet packaging illustration



9. PRECAUTIONS

Please pay attention to the followings when you use this TFT LCD module.

9-1 MOUNTING PRECAUTIONS

- (1) You must mount a module using holes arranged in four corners or four sides.
- (2) You should consider the mounting structure so that uneven force (ex. twisted stress) is not applied to module. And the case on which a module is mounted should have sufficient strength so that external force is not transmitted directly to the module.
- (3) Please attach the surface transparent protective plate to the surface in order to protect the polarizer.

 Transparent protective plate should have sufficient strength in order to the resist external force.
- (4) You should adopt radiation structure to satisfy the temperature specification.
- (5) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the polarizer at high temperature and the latter cause circuit broken by electro-chemical reaction.
- (6) Do not touch, push or rub the exposed polarizer with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of polarizer for bare hand or greasy cloth. (Some cosmetics are detrimental to the polarizer.)
- (7) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach front/ rear polarizer. Do not use acetone, toluene and alcohol because they cause chemical damage to the polarizer.
- (8) Wipe off saliva or water drops as soon as possible. Their long time contact with polarizer causes deformations and color fading.
- (9) Do not open the case because inside circuits do not have sufficient strength.

9-2 OPERATING PRECAUTIONS

- (1) The spike noise causes the mis-operation of circuits. It should be lower than following voltage: V=±200mV(Over and under shoot voltage)
- (2) Response time depends on the temperature. (In lower temperature, it becomes longer..)
- (3) Brightness of LED depends on the temperature. (In lower temperature, it becomes lower.) And in lower temperature, response time (required time that brightness is stable after turned on) becomes longer.
- (4) Be careful for condensation at sudden temperature change. Condensation makes damage to polarizer or electrical contacted parts. And after fading condensation, smear or spot will occur.
- (5) When fixed patterns are displayed for a long time, remnant image is likely to occur.
- (6) Module has high frequency circuits. Sufficient suppression to the electromagnetic interference shall be done by system manufacturers. Grounding and shielding methods may be important to minimize the interface.



9-3 ELECTROSTATIC DISCHARGE CONTROL

Since a module is composed of electronic circuits, it is not strong to electrostatic discharge. Make certain that treatment persons are connected to ground through wristband etc. And don't touch interface pin directly.

9-4 PRECAUTIONS FOR STRONG LIGHT EXPOSURE

Strong light exposure causes degradation of polarizer and color filter.

9-5 STORAGE

When storing modules as spares for a long time, the following precautions are necessary.

- (1) Store them in a dark place. Do not expose the module to sunlight or fluorescent light. Keep the temperature between 5 and 35 at normal humidity.
- (2) The polarizer surface should not come in contact with any other object. It is recommended that they be stored in the container in which they were shipped.

9-6 HANDLING PRECAUTIONS FOR PROTECTION FILM

- (1) The protection film is attached to the bezel with a small masking tape. When the protection film is peeled off, static electricity is generated between the film and polarizer. This should be peeled off slowly and carefully by people who are electrically grounded and with well ion-blown equipment or in such a condition, etc.
- (2) When the module with protection film attached is stored for a long time, sometimes there remains a very small amount of glue still on the bezel after the protection film is peeled off.
- (3) You can remove the glue easily. When the glue remains on the bezel or its vestige is recognized, please wipe them off with absorbent cotton waste or other soft material like chamois soaked with normal-hexane.

9-7 Operating Condition in PID Application

- (1) If the continuous static display is required, periodically inserting a motion picture is strongly recommended.
- (2) Recommend to periodically change the background color and background image.
- (3) Recommend not to continuously operate over 20 hours a day.
- (4) Recommend to adopt one of the following actions after long time display.
 - I. Running the screen saver (motion picture or black pattern)
 - II. Power off the system for a while
- (5) Try not to run the LCD in a closed environment. Suitable venting on the system cover would be helpful for cooling.
- (6) It is better to adapt active cooling with fans for long time displaying, especially for high luminance LCD model.





Our company network supports you worldwide with offices in Germany, Austria, Switzerland, the UK and the USA. For more information please contact:

Headquarters

Germany





FORTEC Elektronik AG

Lechwiesenstr. 9 86899 Landsberg am Lech

 Phone:
 +49 8191 91172-0

 E-Mail:
 sales@fortecag.de

 Internet:
 www.fortecag.de

Fortec Group Members

Austria





FORTEC Elektronik AG

Office Vienna

Nuschinggasse 12 1230 Wien

 Phone:
 +43 1 8673492-0

 E-Mail:
 office@fortec.at

 Internet:
 www.fortec.at

Germany





Distec GmbH

Augsburger Str. 2b 82110 Germering

Phone: +49 89 894363-0
E-Mail: info@distec.de
Internet: www.distec.de

Switzerland





ALTRAC AG

Bahnhofstraße 3 5436 Würenlos

Phone: +41 44 7446111
E-Mail: info@altrac.ch
Internet: www.altrac.ch

United Kingdom





Display Technology Ltd.

Osprey House, 1 Osprey Court Hichingbrooke Business Park Huntingdon, Cambridgeshire, PE29 6FN

Phone: +44 1480 411600

E-Mail: <u>info@displaytechnology.co.uk</u> Internet: <u>www. displaytechnology.co.uk</u>

USA



APOLLO DISPLAY TECHNOLOGIES

A FORTEC GROUP MEMBER

Apollo Display Technologies, Corp.

87 Raynor Avenue, Unit 1Ronkonkoma, NY 11779

Phone: +1 631 5804360
E-Mail: info@apollodisplays.com
Internet: www.apollodisplays.com